This paper presents a new approach to implement Reed-Muller Universal Logic Module (RM-ULM) networks with reduced delay and hardware for synthesizing logic functions given in Reed-Muller (RM) form. Replication of single control line RM-ULM is used as the only design unit for defining any logic function. An algorithm is proposed that does exhaustive branching to reduce the number of levels and modules required to implement any logic function in RM form. This approach attains a reduction in delay, and power over other implementations of functions having large number of variables.
Introduction
Every Boolean function can be expressed in terms of Reed-Muller (RM) expansion. This representation has various advantages such as ease of complementing and testing, and reduction in number of product terms leading to smaller circuits on-chip over the conventional descriptions [1] . Several papers have been published discussing design and minimization techniques for RM logic, derivation of various polarities, as well as conversion between RM and Boolean forms [4, 7, 8] .
RM functions can be implemented using discrete components or more conveniently by RM-ULMs. An RM-ULM is a device with c-control inputs, 2c data inputs and a single output f(c) and is designated as RM-ULM(c). The behavior of this module is described as VLSI implementations using only one type of modular building blocks can decrease system design and manufacturing cost. For functions in RM form speed and cost can be reduced by using RM-ULMs connected in tree structure. A tree network is very suitable for VLSI realization because of the uniform interconnection structure and the repeated use of identical modules.
The use of RM-ULM for realization of logic functions has already been explored by researchers. A programmed algorithm was developed by L. Xu [2] , which is analogous to the algorithm in [6] , for optimization of number of modules at sub-system level in a tree network. The algorithm looks for possible cascade networks, and if it is not found a tree structure is implemented. An alternate algorithm was presented by E. C. Tan [3] , which performs similar optimization of fixed polarity general Reed-Muller expansions (FPGRM) with a reduced computation time. The above algorithms do not explore all the possible branching options of the tree structure and hence the delay of the circuit synthesized may not be minimal. In this research, further delay reduction is achieved by using a novel tree-structured exhaustive branching network using RM-ULM(1) for implementing a logic function given in positive polarity Reed-Muller (PPRM) form. A logic function with n-variables can be implemented using 2_-1 RM-ULM(I)s in n -levels by standard implementation. Any implementation using less than 2-_1 number of modules and / or lesser number of levels can be considered as an improvement in cost and or speed.
The organization of this paper is as follows: First, the problem is described and then the proposed exhaustive branching algorithm is demonstrated with examples. Finally, a comparison in terms of delay and number of modules is done for standard implementation and tree implementation [2, 3] for several functions.
N-ary exhaustive branching technique
For a given number of input variables n, there is a well-defined number of functions, which is equal to 2 (21n) [5] . Standard implementation of a tree network requires n-levels to implement these functions. Xu proposed a programmed algorithm to reduce the complexity of the network in terms of number of modules and levels. In his approach l's, 0's, x , (where x , is a variable xi or its complement xi, 1 < i < n) or functions using any number of variables can be given to any data inputs of the RM-ULM. But the control inputs accept variables only. In this research, the performance is further improved by an exhaustive branching technique with x , or functions of 2 variables at control input. Since xi or functions are also given to control input, the utilization of all branching options are made possible. This decreases the number of levels, and hence the delay is reduced for any logic function implementation using RM-ULMs.
The first level (output stage) will have a single RM-ULM, the second level will have a maximum of (2C + c) RM-ULMs, where c is the number of control inputs (c = 1 in this case) and so on. In general, the maximum number of RM-ULMs in a level can be expressed as (2C + c)(L-1) where L indicates the number of levels. The maximum number of RM-ULMs in the complete network having L levels will be L E (2c + c)(x-1) x=l A network with 1-level can realize functions up to 3 variables, since there are 3 inputs. By connecting x, to the control input, the remaining x; variables (j i) or constants (0 or 1) can be connected to each of the 2 data input lines. So there are 6 possible values for each data input line, resulting in 62 distinct functions. Selecting 1 variable as control input from the total of 3 variables and its complements, can take 6C1 combinations. Out of 62 distinct functions implemented at level 1, 24 are 3 variable functions which require 3 levels in standard implementation.
Level 2 allows the implementation of functions having maximum of 9 variables, using 3 control lines and 6 data lines. Selecting 3 variables from the total of 9 variables and its complements, results in 18C3 x 3! combinations. The remaining 6 variables and its complements or constants (0 or 1) at 6 data lines give rise to 146 distinct functions with one combination at control input. In the tree structure given by Xu [3] , at level 2, maximum number of variables possible is only 7, which result in 104 distinct functions with one combination at control input. The proposed approach increases the number of variables and functions that can be implemented in level 2. As the number of levels increases this difference becomes more and more significant, and more delay reduction can be achieved for functions with large number of variables. In general with L levels, the number of functions that can be implemented using RM-ULMs in the exhaustive For a given function if there are n dependent variables, the levels L required for implementation in this approach is given as Flog (2c + c) n 1 < L < (n -1), whereas in the tree structure, L can be in the range Flog(2c)n 1 < L < (n -1)
This clearly demonstrates a reduction in delay attained by the proposed exhaustive branching technique over the implementation using tree structure.
A. Exhaustive Branching Algorithm
Behavior of an RM-ULM (1) 5) , and find the (1F xi) for which the conditions (i) & (ii) of step 6 are satisfied.
Step 8: M = M + 1. Get the reduced piterm tables for each variable, and find the x, for which the reduced piterm tables are single module implementations by repeating the steps 4 & 5.
Step 9: Get reduced piterm tables for each possible P± x, (by checking conditions (i) & (ii) of step 5), and find that 1® x, for which the reduced piterm tables are single module implementations by repeating the steps 4 & 5.
Step 10: Get the reduced piterm tables for each possible x1x1, and find the x1x1 for which the conditions (i) & (ii) of step 6 are satisfied.
Step 11: Get the reduced piterm tables for each possible (x, ® x), and find the (x, ® x) for which the conditions (i) & (ii) of step 6 are satisfied.
Step 12: M = M + 1. Get the reduced piterm tables for each possible x1x, and find the x1x1 for which both reduced piterm tables are single module implementations by repeating the steps 4 & 5.
Step 13: Get the reduced piterm tables for each possible (x, ® x;), and find the (x, ® x;) for which both reduced piterm tables are single module implementations by repeating the steps 4 & 5.
The exhaustive branching algorithm is demonstrated in the following examples. The delivered network has 3 modules using only 2 levels in the proposed approach, as shown in the Figure 2 , while in the tree implementation [2, 3] the synthesized network will have 3 modules in 3 levels as shown in Figure 6 .
The delivered network has only 1 module using 1 level in the proposed approach, whereas the tree implementation [2, 3] requires 2 modules in 2 levels. One possible implementation is shown in Figure 7 . This example clearly indicates the reduction in delay and number of modules. Figure 8 . The delivered network has only 2 modules using 2 levels in the proposed approach, while the tree implementation [2, 3] Implementation of the 4-variable function, F = @ L (5, 6, 9, 10) has 3 modules using only 2 levels in this approach, as shown in Figure 4 , while the tree implementation [2, 3] will have 4 modules in 3 levels or a minimum of 3 modules in 3 levels as shown in Figure  5 . In the above two examples a reduction in delay is found using the proposed approach. Simulation is done for 2, 3 and 4-variable functions up to 2 levels. Table 1 shows the reduction in delay and / or hardware for certain functions. The reduction in number of modules required will lead to reduced power consumption. An algorithm for the synthesis of RM-ULM network with reduced delay is presented. The delivered network has reduction in delay and complexity in terms of number of modules, compared to the existing implementations. By suitable selection of variables, its complements or functions as control inputs, the number of modules and delay are reduced. The reduction in number of modules results in reduced power consumption of the synthesized network. Theoretically, the algorithm can handle any number of variables for any completely specified logic function. The computation time is not always directly proportional to the number of variables, but this increases with the complexity of the function to be realized. Since the topology of the delivered network is that of a tree, VLSI implementation of this network requires very few extra work in routing algorithms to redesign or for circuit layout.
